Dell PowerEdge XE2420 EMC Installation and Service Manual - Page 37
Processor Settings, Adjacent Cache Line Prefetch
View all Dell PowerEdge XE2420 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 37 highlights
Processor Settings To view the Processor Settings screen, power on the system, press F2, and click System Setup Main Menu > System BIOS > Processor Settings. Table 12. Processor Settings details Option Logical Processor CPU Interconnect Speed Description Enables or disables the logical processors and displays the number of logical processors. If this option is set to Enabled, the BIOS displays all the logical processors. If this option is set to Disabled, the BIOS displays only one logical processor per core. This option is set to Enabled by default. Enables you to govern the frequency of the communication links among the processors in the system. NOTE: The standard and basic bin processors support lower link frequencies. The options available are Maximum data rate, 10.4 GT/s, and 9.6 GT/s. This option is set to Maximum data rate by default. Virtualization Technology Adjacent Cache Line Prefetch Hardware Prefetcher Software Prefetcher DCU IP Prefetcher Sub NUMA Cluster UPI Prefetch LLC Prefetch Dead Line LLC Alloc Directory AtoS Logical Processor Idling Configurable TDP Enable or Disable the virtualization technology for the processor. This option is set to Enabled by default. Optimizes the system for applications that need high utilization of sequential memory access. This option is set to Enabled by default. You can disable this option for applications that need high utilization of random memory access. Enables or disables the hardware prefetcher. This option is set to Enabled by default. Enables or disables the software prefetcher. This option is set to Enabled by default. Enables or disables the Data Cache Unit (DCU) IP prefetcher. This option is set to Enabled by default. Enables or disables the Sub NUMA Cluster. This option is set to Disabled by default. Enables you to get the memory that is read started early on DDR bus. The Ultra Path Interconnect (UPI) Rx path will spawn the speculative memory that is read Integrated Memory Controller (iMC) This option is Enabled by default. Enable or disable the LLC Prefetch on all threads. This option is set to Disabled by default. Enable or disable the LLC Alloc. This option is set to Enabled by default. Enable or disable the Directory A to S. This option is set to Disabled by default. Enables you to improve the energy efficiency of a system . It uses the operating system core parking algorithm and parks some of the logical processors in the system which in turn allows the corresponding processor cores to transition into a lower power idle state. This option can only be enabled if the operating system supports it. It is set to Disabled by default. Enables you to configure the TDP level. The available options are Nominal, Level 1, and Level 2. This option is set to Nominal by default. Pre-operating system management applications 37