Intel S2600CP Technical Product Specification - Page 206

Bb +12.0v, Bb +5.0v, Bb +3.3v, Bb +5.0v Stby, Bb +3.3v Aux, Bb +1.05vccp P1, Bb +1.05vccp P2

Page 206 highlights

Appendix C: BMC Sensor Tables Intel® Server Board S2600CP and Server System P4000CP TPS Full Sensor Name (Sensor name in SDR) Global Aggregate Temperature Margin 5 (Agg Therm Mrgn 5) Global Aggregate Temperature Margin 6 (Agg Therm Mrgn 6) Global Aggregate Temperature Margin 7 (Agg Therm Mrgn 7) Global Aggregate Temperature Margin 8 (Agg Therm Mrgn 8) Baseboard +12V (BB +12.0V) Baseboard +5V (BB +5.0V) Baseboard +3.3V (BB +3.3V) Baseboard +5V Stand-by (BB +5.0V STBY) Baseboard +3.3V Auxiliary (BB +3.3V AUX) Baseboard +1.05V Processor1 Vccp (BB +1.05Vccp P1) Baseboard +1.05V Processor2 Vccp (BB +1.05Vccp P2) Sensor Platform # Applicability CCh CDh CEh CFh Platform Specific Platform Specific Platform Specific Platform Specific D0h All D1h All D2h All D3h All D4h All D6h All D7h All Sensor Type Temperature 01h Temperature 01h Temperature 01h Temperature 01h Voltage 02h Voltage 02h Voltage 02h Voltage 02h Voltage 02h Voltage 02h Voltage 02h Event/Readi ng Type Threshold 01h Threshold 01h Threshold 01h Threshold 01h Threshold 01h Threshold 01h Threshold 01h Threshold 01h Threshold 01h Threshold 01h Threshold 01h Event Offset Triggers [u,l] [c,nc] [u,l] [c,nc] [u,l] [c,nc] [u,l] [c,nc] [u,l] [c,nc] [u,l] [c,nc] [u,l] [c,nc] Contrib. To System Status Assert/ De- assert Readable Value/Of fsets - - Analog - - Analog - - Analog - nc = Degraded c = Non-fatal nc = Degraded c = Non-fatal nc = Degraded c = Non-fatal nc = Degraded c = Non-fatal nc = Degraded c = Non-fatal nc = Degraded c = Non-fatal nc = Degraded c = Non-fatal - Analog As and Analog De As and Analog De As and Analog De As and Analog De As and Analog De As and Analog De As and Analog De Event Data R, T R, T R, T R, T R, T R, T R, T R, T R, T R, T R, T Rearm Standby A - A - A - A - A - A - A - A X A X A - A - 190 Revision 1.2 Intel order number G26942-003

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228

Appendix C: BMC Sensor Tables
Intel
®
Server Board S2600CP and Server System P4000CP TPS
Revision 1.2
Intel order number G26942-003
190
Full Sensor Name
(Sensor name in SDR)
Sensor
#
Platform
Applicability
Sensor Type
Event/Readi
ng Type
Event Offset Triggers
Contrib. To
System Status
Assert/
De-
assert
Readable
Value/Of
fsets
Event
Data
Rearm
Stand-
by
Global Aggregate
Temperature Margin 5
(Agg Therm Mrgn 5)
CCh
Platform
Specific
Temperature
01h
Threshold
01h
-
-
-
Analog
R, T
A
Global Aggregate
Temperature Margin 6
(Agg Therm Mrgn 6)
CDh
Platform
Specific
Temperature
01h
Threshold
01h
-
-
-
Analog
R, T
A
Global Aggregate
Temperature Margin 7
(Agg Therm Mrgn 7)
CEh
Platform
Specific
Temperature
01h
Threshold
01h
-
-
-
Analog
R, T
A
Global Aggregate
Temperature Margin 8
(Agg Therm Mrgn 8)
CFh
Platform
Specific
Temperature
01h
Threshold
01h
-
-
-
Analog
R, T
A
Baseboard +12V
(BB +12.0V)
D0h
All
Voltage
02h
Threshold
01h
[u,l] [c,nc]
nc =
Degraded
c = Non-fatal
As
and
De
Analog
R, T
A
Baseboard +5V
(BB +5.0V)
D1h
All
Voltage
02h
Threshold
01h
[u,l] [c,nc]
nc =
Degraded
c = Non-fatal
As
and
De
Analog
R, T
A
Baseboard +3.3V
(BB +3.3V)
D2h
All
Voltage
02h
Threshold
01h
[u,l] [c,nc]
nc =
Degraded
c = Non-fatal
As
and
De
Analog
R, T
A
Baseboard +5V Stand-by
(BB +5.0V STBY)
D3h
All
Voltage
02h
Threshold
01h
[u,l] [c,nc]
nc =
Degraded
c = Non-fatal
As
and
De
Analog
R, T
A
X
Baseboard +3.3V Auxiliary
(BB +3.3V AUX)
D4h
All
Voltage
02h
Threshold
01h
[u,l] [c,nc]
nc =
Degraded
c = Non-fatal
As
and
De
Analog
R, T
A
X
Baseboard +1.05V
Processor1 Vccp
(BB +1.05Vccp P1)
D6h
All
Voltage
02h
Threshold
01h
[u,l] [c,nc]
nc =
Degraded
c = Non-fatal
As
and
De
Analog
R, T
A
Baseboard +1.05V
Processor2 Vccp
(BB +1.05Vccp P2)
D7h
All
Voltage
02h
Threshold
01h
[u,l] [c,nc]
nc =
Degraded
c = Non-fatal
As
and
De
Analog
R, T
A