Intel SE7525GP2 Product Specification - Page 130
Status/Fault LED, Critical Condition
View all Intel SE7525GP2 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 130 highlights
Platform Management Intel® Server Boards SE7320SP2 and SE7525GP2 The Chassis Identify Push-button works using a "push-on/push-off" operation. Each press of the push-button toggles the LED signal state between on and off. If the pushbutton is used to turn the LED on, it will stay on indefinitely, until either the button is pressed again or a Chassis Identify or Chassis Identify LED command causes the LED to turn off. Table 55. Chassis ID LEDs Color Blue Condition Off Blink When Ok Identify button pressed or Chassis Identify command executed 5.3.4.5 Status/Fault LED The following table shows mapping of sensors/faults to the LED state. Table 56. Fault/Status LED Color Green Amber Off Condition Solid Blink Solid Blink Solid System Ready When System Ready, but degraded. CPU fault, DIMM killed Critical Failure: critical fan, voltage, temperature state Non-Critical Failure: non-critical fan, voltage, temperature state Not Ready. POST error/NMI event/CPU or terminator missing Critical Condition Any critical or non-recoverable threshold crossing associated with the following events: Temperature, voltage, or fan critical threshold crossing. Power subsystem failure. The BMC asserts this failure whenever it detects a power control fault (e.g., the BMC detects that the system power is remaining on even though the BMC has deasserted the signal to turn off power to the system). A hot-swap backplane would use the Set Fault Indication command to indicate when one or more of the drive fault status LEDs are asserted on the hot-swap backplane. The system is unable to power up due to incorrectly installed processor(s), or processor incompatibility. Satellite controller sends a critical or non-recoverable state, via the Set Fault Indication command to the BMC. "Critical Event Logging" errors, including: System Memory Uncorrectable ECC error and Fatal/Uncorrectable Bus errors, such as PCI SERR and PERR. 118 Revision 4.0