Intel SE7525GP2 Product Specification - Page 35

Memory Population

Get Intel SE7525GP2 PDF manuals and user guides View all Intel SE7525GP2 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 35 highlights

Intel® Server Boards SE7320SP2 and SE7525GP2 Functional Architecture See the Tested Memory List on the support website for a list of supported memory: http://support.intel.com/support/motherboards/server/se7320sp2 http://support.intel.com/support/motherboards/server/se7525gp2 The BIOS reads the Serial Presence Detect (SPD) SEEPROMs on each installed memory module to determine the size and timing of the installed memory modules. The memory sizing algorithm determines the size of each row of DIMMs. The BIOS programs the Memory controller in the chipset accordingly. The total amount of configured memory can be found using BIOS Setup. The DIMM pair, which constitutes interleaving, is referred to as a bank. The bank can be further divided into two rows, based on single-sided or double-sided DIMMs. If both DIMMs in a pair are single-sided, only one row is said to be present in the system. For double-sided DIMMs, both rows are said to be present. For interleaving and RAS to be enabled, memory DIMMs must be populated in pairs. The server boards each have four DIMM slots, or two DIMM banks. Both DIMMs in a bank should be identical (same manufacturer, CAS latency, number of rows, columns and devices, timing parameters etc.). Although DIMMs within a bank must be identical, the BIOS supports various DIMM sizes and configurations, allowing the banks of memory to be different. Memory sizing and configuration is guaranteed only for qualified DIMMs approved by Intel. 3.5.2 Memory Population The mixing of memory DDR266 and DDR333 is supported on Server Board SE7320SP2 and Server Board SE7525GP2. However, when mixing DIMM speeds, DDR333 will be treated as DDR266. DIMM search rules for standard mode: 1. If DIMM dual pair# >= 1, set memory controller to dual-channel mode. Otherwise, go to step 2. 2. If Channel A DIMM is present, set memory controller to single-channel mode A. Otherwise, go to step 3. 3. If Channel B DIMM is present, set memory controller to single-channel mode B. Otherwise, memory configuration error. The DIMM population rules are as follows: ƒ DIMMs should be populated starting from the bank furthest from the MCH - DIMM slots 1A and 1B. ƒ Starting with Bank 1, mixed DIMMs must be populated by single rank, then dual rank. Revision 4.0 23

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
Intel® Server Boards SE7320SP2 and SE7525GP2
Functional Architecture
Revision 4.0
23
See the Tested Memory List on the support website for a list of supported memory:
The BIOS reads the Serial Presence Detect (SPD) SEEPROMs on each installed memory
module to determine the size and timing of the installed memory modules. The memory sizing
algorithm determines the size of each row of DIMMs. The BIOS programs the Memory controller
in the chipset accordingly. The total amount of configured memory can be found using BIOS
Setup.
The DIMM pair, which constitutes interleaving, is referred to as a bank. The bank can be further
divided into two rows, based on single-sided or double-sided DIMMs. If both DIMMs in a pair are
single-sided, only one row is said to be present in the system. For double-sided DIMMs, both
rows are said to be present.
For interleaving and RAS to be enabled, memory DIMMs must be populated in pairs. The server
boards each have four DIMM slots, or two DIMM banks. Both DIMMs in a bank should be
identical (same manufacturer, CAS latency, number of rows, columns and devices, timing
parameters etc.). Although DIMMs within a bank must be identical, the BIOS supports various
DIMM sizes and configurations, allowing the banks of memory to be different. Memory sizing
and configuration is guaranteed only for qualified DIMMs approved by Intel.
3.5.2
Memory Population
The mixing of memory DDR266 and DDR333 is supported on Server Board SE7320SP2 and
Server Board SE7525GP2. However, when mixing DIMM speeds, DDR333 will be treated as
DDR266.
DIMM search rules for standard mode:
1.
If DIMM dual pair# >= 1, set memory controller to dual-channel mode. Otherwise, go to
step 2.
2.
If Channel A DIMM is present, set memory controller to single-channel mode A.
Otherwise, go to step 3.
3.
If Channel B DIMM is present, set memory controller to single-channel mode B.
Otherwise, memory configuration error.
The DIMM population rules are as follows:
DIMMs should be populated starting from the bank furthest from the MCH – DIMM slots
1A and 1B.
Starting with Bank 1, mixed DIMMs must be populated by single rank, then dual rank.