HP Workstation x2000 hp workstation x2000 - Technical Reference and Troublesho - Page 55

The Input/Output Controller Hub 2 82801BA,

Page 55 highlights

System Board The Input/Output Controller Hub 2 (82801BA) The following table shows the available ICH2 features, and the following sections discuss them. Feature Feature • Multifunction PCI bus interface: - PCI at 32-bit 33MHz - PCI 2.2 specification - 133MB/sec data transfer rate - Master PCI device support for as many as five devices • Enhanced DMA controller: - Two 82C37 DMA controllers - PCI DMA with two PC/PCI channels in pairs - LPC DMA - DMA collection buffer to provide Type-F DMA performance for all DMA channels • USB, supporting: - USB 1.1 compliant - UHCI implementation with four USB ports for serial transfers at 1.2 or 1.5Mbit/sec - Wake-up from sleeping states - Legacy keyboard/mouse software • Interrupt Controller: - Two cascaded 82C59 controllers - Integrated I/O APIC capability - 15 interrupt support in 8259 mode, 24 supported in I/O APIC mode - Serial interrupt protocol • Power Management Logic: - ACPI 1.0 compliant - Support for APM-based legacy power management for non-ACPI implementations - ACPI defined power states (S1, S3, S4, S5) - ACPI power management timer - SMI generation - All registers readable/restorable for proper resume from 0V suspend states - PCI PME# • Integrated IDE controller: - Independent timing of as many as four drives - Ultra ATA/100 mode (100MB/sec) - Ultra ATA/66 mode (66MB/sec) - Ultra ATA/33 mode (33MB/sec) - PIO mode four transfers as fast as 14MB/sec - Separate IDE connections for primary and secondary cables - Integrated 16 x 32-bit buffer for IDE PCI burst transfers - Write ping-pong buffer for faster write performances • Real-time clock, supporting: - 256-byte battery-backed CMOS RAM - Hardware implementation to indicate century rollover • System TCO reduction circuits: - Timers to generate SMI# and reset upon - Timers to detect improper processor reset - Integrated processor frequency strap logic Chapter 2 55

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246

System Board
The Input/Output Controller Hub 2 (82801BA)
Chapter 2
55
The following table shows the available ICH2 features, and the following
sections discuss them.
Feature
Feature
Multifunction PCI bus interface:
PCI at 32-bit 33MHz
PCI 2.2 specification
133MB/sec data transfer rate
Master PCI device support for as many as
five devices
Enhanced DMA controller:
Two 82C37 DMA controllers
PCI DMA with two PC/PCI channels in
pairs
LPC DMA
DMA collection buffer to provide Type-F
DMA performance for all DMA channels
USB, supporting:
USB 1.1 compliant
UHCI implementation with four USB
ports for serial transfers at 1.2 or
1.5Mbit/sec
Wake-up from sleeping states
Legacy keyboard/mouse software
Interrupt Controller:
Two cascaded 82C59 controllers
Integrated I/O APIC capability
15 interrupt support in 8259 mode, 24
supported in I/O APIC mode
Serial interrupt protocol
Power Management Logic:
ACPI 1.0 compliant
Support for APM-based legacy power
management for non-ACPI
implementations
ACPI defined power states (S1, S3, S4,
S5)
ACPI power management timer
SMI generation
All registers readable/restorable for
proper resume from 0V suspend states
PCI PME#
Integrated IDE controller:
Independent timing of as many as four
drives
Ultra ATA/100 mode (100MB/sec)
Ultra ATA/66 mode (66MB/sec)
Ultra ATA/33 mode (33MB/sec)
PIO mode four transfers as fast as
14MB/sec
Separate IDE connections for primary
and secondary cables
Integrated 16 x 32-bit buffer for IDE PCI
burst transfers
Write ping-pong buffer for faster write
performances
Real-time clock, supporting:
256-byte battery-backed CMOS RAM
Hardware implementation to indicate
century rollover
System TCO reduction circuits:
Timers to generate SMI# and reset upon
Timers to detect improper processor reset
Integrated processor frequency strap logic