HP Workstation x2000 hp workstation x2000 - Technical Reference and Troublesho - Page 75

Assigned Device Interrupts,

Page 75 highlights

System Board Assigned Device Interrupts numbered sequentially, starting with the master controller, and followed by the slave (both of 82C59 type). Although you can use the Setup program to change some of the settings, the following address map isn't completely BIOS dependent but is determined partly by the operating system. Note that some of the interrupts are allocated dynamically. Interrupt Source APIC Controller Interrupt Signalling on of device INTA - PCI slot 3 (32/33) INTB - PCI slot 3 (32/33) INTC - PCI slot 3 (32/33) INTD - PCI slot 3 (32/33) INTA - PCI slot 4 (32/33) INTB - PCI slot 4 (32/33) INTC - PCI slot 4 (32/33) INTD - PCI slot 4 (32/33) INTA - onboard SCSI controller AGP - INTA, PCI Slot 1 - INTC, PCI Slot 2 - INTA, PCI Slot 5 - INTB PCI Audio - INTA, AGP - INTB, PCI Slot 1 - INTD, PCI Slot 2 - INTB, PCI Slot 5 - INTC BT_INT, PCI Slot 1 - INTA, PCI Slot 2 - INTC, PCI Slot 5 - INTD USB - INTA, PCI Slot 1 - INTB, PCI Slot 2 - INTD, PCI Slot 5 - INTA Device on Primary IDE Channel Device on Secondary IDE Channel Serial Interrupt from Super I/O P64H P64H P64H P64H P64H P64H P64H P64H P64H ICH2 ICH2 ICH2 ICH2 ICH2 ICH2 ICH2 Input IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7 IRQ8 INTA INTB (PIC mode)a BT_INT BT_INT BT_INT BT_INT BT_INT BT_INT BT_INT BT_INT BT_INT INT INT INTC INT INTD INT IRQ14 INT IRQ15 INT SERIRQ INT (APIC modes) APIC bus APIC bus APIC bus APIC bus APIC bus APIC bus APIC bus APIC bus APIC bus APIC bus APIC bus APIC bus APIC bus APIC bus APIC bus APIC bus a. In PIC mode, the interrupts signaled to the P64H are chained as INTC to the ICH2. Three major interrupt modes are available: • PIC mode: This mode uses only legacy interrupt controllers, so only one processor can be supported. Because this system has Chapter 2 75

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246

System Board
Assigned Device Interrupts
Chapter 2
75
numbered sequentially, starting with the master controller, and followed
by the slave (both of 82C59 type).
Although you can use the Setup program to change some of the settings,
the following address map isn’t completely BIOS dependent but is
determined partly by the operating system. Note that some of the
interrupts are allocated dynamically.
Three major interrupt modes are available:
PIC mode
: This mode uses only legacy interrupt controllers, so only
one processor can be supported. Because this system has
Interrupt Source
APIC Controller
Interrupt Signalling on
of device
Input
(PIC
mode)
a
(APIC
modes)
INTA - PCI slot 3 (32/33)
P64H
IRQ0
BT_INT
APIC bus
INTB - PCI slot 3 (32/33)
P64H
IRQ1
BT_INT
APIC bus
INTC - PCI slot 3 (32/33)
P64H
IRQ2
BT_INT
APIC bus
INTD - PCI slot 3 (32/33)
P64H
IRQ3
BT_INT
APIC bus
INTA - PCI slot 4 (32/33)
P64H
IRQ4
BT_INT
APIC bus
INTB - PCI slot 4 (32/33)
P64H
IRQ5
BT_INT
APIC bus
INTC - PCI slot 4 (32/33)
P64H
IRQ6
BT_INT
APIC bus
INTD - PCI slot 4 (32/33)
P64H
IRQ7
BT_INT
APIC bus
INTA - onboard SCSI controller
P64H
IRQ8
BT_INT
APIC bus
AGP - INTA, PCI Slot 1 - INTC, PCI
Slot 2 - INTA, PCI Slot 5 - INTB
ICH2
INTA
INT
APIC bus
PCI Audio - INTA, AGP - INTB, PCI
Slot 1 - INTD, PCI Slot 2 - INTB,
PCI Slot 5 - INTC
ICH2
INTB
INT
APIC bus
BT_INT, PCI Slot 1 - INTA, PCI
Slot 2 - INTC, PCI Slot 5 - INTD
ICH2
INTC
INT
APIC bus
USB - INTA, PCI Slot 1 - INTB, PCI
Slot 2 - INTD, PCI Slot 5 - INTA
ICH2
INTD
INT
APIC bus
Device on Primary IDE Channel
ICH2
IRQ14
INT
APIC bus
Device on Secondary IDE Channel
ICH2
IRQ15
INT
APIC bus
Serial Interrupt from Super I/O
ICH2
SERIRQ
INT
APIC bus
a.
In PIC mode, the interrupts signaled to the P64H are chained as INTC to the ICH2.