HP Workstation x2000 hp workstation x2000 - Technical Reference and Troublesho - Page 57

ICH2 PCI Bus Interface, SMBus Controller, Low Pin Count Interface, Enhanced USB Controller

Page 57 highlights

System Board The Input/Output Controller Hub 2 (82801BA) ICH2 PCI Bus Interface The ICH2 PCI provides the interface to a PCI bus interface operating at 33MHz. This interface implementation is compliant with PCI 2.2 specification, supporting as many as five external PCI masters in addition to the ICH2 requests. The PCI bus can reach a data transfer rate of 133MB/sec. The maximum PCI burst transfer can be between 256 bytes and 4KB. It also supports advanced snooping for PCI master bursting, and provides a prefetch mechanism dedicated for IDE read. For a list of ICH2 interrupts, see the table on page 74. SMBus Controller The System Management (SM) bus is a two-wire serial bus that runs at a maximum of 100kKHz. The SMBus host interface allows the processor to communicate with SMBus slaves and an SMBus slave interface that allows external masters to activate power-management events. The bus connects to sensor devices that monitor some of the hardware functions of the system board, both during system boot and run-time. For a description of the devices on the SMBus, see page 61. For information about the MaxiLife ASIC, see page 63. Low Pin Count Interface The ICH2 implements the LPC interface 1.0 specification. Enhanced USB Controller The USB controller provides enhanced support for the Universal Host Controller Interface (UHCI). This includes support that allows legacy software to use a USB-based keyboard and mouse. The USB supports four stacked connectors on the back panel. These ports are built into the ICH2, as standard USB ports. The ICH2 is USB 1.1 compliant. USB works only if you've enabled the USB interface within the HP Setup program. Currently, only Microsoft Windows 95 SR2.1, Windows 98, and Windows 2000 provide USB support. Chapter 2 57

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246

System Board
The Input/Output Controller Hub 2 (82801BA)
Chapter 2
57
ICH2 PCI Bus Interface
The ICH2 PCI provides the interface to a PCI bus interface operating at
33MHz. This interface implementation is compliant with PCI 2.2
specification, supporting as many as five external PCI masters in
addition to the ICH2 requests. The PCI bus can reach a data transfer
rate of 133MB/sec. The maximum PCI burst transfer can be between
256 bytes and 4KB. It also supports advanced snooping for PCI master
bursting, and provides a prefetch mechanism dedicated for IDE read.
For a list of ICH2 interrupts, see the table on page 74.
SMBus Controller
The System Management (SM) bus is a two-wire serial bus that runs at a
maximum of 100kKHz. The SMBus host interface allows the processor to
communicate with SMBus slaves and an SMBus slave interface that
allows external masters to activate power-management events. The bus
connects to sensor devices that monitor some of the hardware functions
of the system board, both during system boot and run-time.
For a description of the devices on the SMBus, see page 61. For
information about the MaxiLife ASIC, see page 63.
Low Pin Count Interface
The ICH2 implements the LPC interface 1.0 specification.
Enhanced USB Controller
The USB controller provides enhanced support for the Universal Host
Controller Interface (UHCI). This includes support that allows legacy
software to use a USB-based keyboard and mouse. The USB supports
four stacked connectors on the back panel. These ports are built into the
ICH2, as standard USB ports.
The ICH2 is USB 1.1 compliant.
USB works only if you’ve enabled the USB interface within the HP Setup
program. Currently, only Microsoft Windows 95 SR2.1, Windows 98, and
Windows 2000 provide USB support.