HP Workstation x2000 hp workstation x2000 - Technical Reference and Troublesho - Page 76

PCI IRQ Lines

Page 76 highlights

NOTE System Board Assigned Device Interrupts dual-processor capability, Windows NT doesn't choose this mode as the default. However, during Windows NT installation, you can select this mode. • Virtual wire mode: This mode is implemented with APIC controllers in the ICH2 and P64H and used during boot time. The virtual wire mode allows the transition to the symmetric I/O mode. In the virtual wire mode, only one processor executes instructions. • Symmetric I/O mode: This mode is implemented with APIC controllers in the ICH2 and P64H and allows for multiple processor operations. In PIC mode and virtual wire mode, PCI interrupts are routed to the INT line. In symmetric I/O mode, PCI interrupts are routed to the I/O APIC controllers and forwarded over an APIC bus to the processors. PCI IRQ Lines PCI devices generate IRQs using up to four PCI IRQ lines (INTA#, INTB#, INTC#, and INTD#). PCI interrupts can be shared; several devices can use the same interrupt. However, optimal system performance is reached when minimizing the sharing of interrupts. Refer to page 74 for a table of the PCI device interrupts. 76 Chapter 2

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246

System Board
Assigned Device Interrupts
Chapter 2
76
dual-processor capability, Windows NT doesn’t choose this mode as
the default. However, during Windows NT installation, you can select
this mode.
Virtual wire mode
: This mode is implemented with APIC
controllers in the ICH2 and P64H and used during boot time. The
virtual wire mode allows the transition to the symmetric I/O mode. In
the virtual wire mode, only one processor executes instructions.
Symmetric I/O mode
: This mode is implemented with APIC
controllers in the ICH2 and P64H and allows for multiple processor
operations.
NOTE
In PIC mode and virtual wire mode, PCI interrupts are routed to the INT
line. In symmetric I/O mode, PCI interrupts are routed to the I/O APIC
controllers and forwarded over an APIC bus to the processors.
PCI IRQ Lines
PCI devices generate IRQs using up to four PCI IRQ lines (INTA#,
INTB#, INTC#, and INTD#).
PCI interrupts can be shared; several devices can use the same
interrupt. However, optimal system performance is reached when
minimizing the sharing of interrupts. Refer to page 74 for a table of the
PCI device interrupts.