HP Workstation x2000 hp workstation x2000 - Technical Reference and Troublesho - Page 71

System Bus

Page 71 highlights

System Board System Bus Figure 2-14 System Bus The system bus of the Pentium IV processor is implemented in the Gunning Transceiver Logic (GTL)+ technology. This technology features open-drain signal drivers that are pulled up through resistors at bus extremities to the operating voltage of the processor core. These resistors also act as bus terminators and are integrated in the processor and in the 82850 MCH. The System Bus Socket 423 Intel Pentium IV Processor Address (32) Control Data (64) 1.5V AGP Pro Connector AGP 4x Bus (133MHz (1GB/sec data transfer rate) 100MHz two-way system bus (data bus runs at 4 x 100MHz, 3.2GB/s transfer rate) 850 Memory Dual Rambus channel 4 onboard RIMM Controller Hub (MCH) 82850 3.2GB/s at 400MHz data transfer rate) sockets supporting RDRAM memory HUB LINK 8 (266MB/s data transfer rate) I/O Controller Hub The supported operating frequency of the GTL+ bus for the Pentium IV is 100MHz. The width of the data bus is 64 bits, whereas the width of the address is 32 bits. Data bus transfers occur at four times the system bus, at 400MHz. Along with the operating frequencies, the processor voltage is set automatically. The control signals of the system bus allow the implementation of a "split -transaction" bus protocol. This allows the Pentium IV processor to send Chapter 2 71

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246

System Board
System Bus
Chapter 2
71
System Bus
The system bus of the Pentium IV processor is implemented in the
Gunning Transceiver Logic (GTL)+ technology. This technology features
open-drain signal drivers that are pulled up through resistors at bus
extremities to the operating voltage of the processor core. These resistors
also act as bus terminators and are integrated in the processor and in
the 82850 MCH.
Figure 2-14
The System Bus
The supported operating frequency of the GTL+ bus for the Pentium IV
is 100MHz. The width of the data bus is 64 bits, whereas the width of the
address is 32 bits. Data bus transfers occur at four times the system bus,
at 400MHz. Along with the operating frequencies, the processor voltage
is set automatically.
The control signals of the system bus allow the implementation of a “split
-transaction” bus protocol. This allows the Pentium IV processor to send
850
Memory
Controller Hub
(MCH)
82850
1.5V
AGP
Pro
Connector
I/O Controller
Hub
Dual Rambus channel
Address (32)
Control
Data (64)
AGP 4x Bus
(133MHz
(1GB/sec data
transfer rate)
Socket 423
100MHz two-way sys-
tem bus (data bus runs at
4 x 100MHz, 3.2GB/s
transfer rate)
HUB LINK 8
(266MB/s
data transfer
rate)
3.2GB/s at
400MHz data
transfer rate)
4 onboard RIMM
sockets supporting
RDRAM memory
Intel Pentium IV
Processor