Intel VC820 Design Guide - Page 124
Definitions of Flight Time Measurements/ Corrections and Signal Quality, 3.5.1 VREF Guardband, 3 - motherboard manual
View all Intel VC820 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 124 highlights
Advanced System Bus Design 3.5 3.5.1 3.5.2 3.5.3 and parallel ground trace for the total length of each clock ensures a low inductance ground return and produces the minimum current path loop area. (The parallel ground trace will have lower inductance than the ground plane because of the mutual inductance of the current in the clock trace.) Definitions of Flight Time Measurements/ Corrections and Signal Quality Acceptable signal quality must be maintained over all operating conditions to ensure reliable operation. Signal Quality is defined by four parameters: Overshoot, Undershoot, Settling Limit, and Ringback. Timings are measured at the pins of the driver and receiver, while signal integrity is observed at the receiver chip pad. When signal integrity at the pad violates the following guidelines and adjustments need to be made to flight time, the adjusted flight time obtained at the chip pad can be assumed to have been observed at the package pin, usually with a small timing error penalty. VREF Guardband To account for noise sources that may affect the way an AGTL+ signal becomes valid at a receiver, VREF is shifted by ∆VREF for measuring minimum and maximum flight times. The VREF Guardband region is bounded by VREF-∆VREF and VREF+∆VREF. ∆VREF has a value of 100 mV, which accounts for the following noise sources: • Motherboard coupling • VTT noise • VREF noise Ringback Levels The example topology covered in this guideline assumes ringback tolerance allowed to within 200 mV of 2/3 VTT. Since VTT is specified with approximate total ±11% tolerance, this implies a 2/3 VTT (VREF) range from approximately 0.89 V to 1.11 V. This places the absolute ringback limits at: • 1.3 V (1.1 V + 200 mV) for rising edge ringback • 0.69 V (0.89 V - 200 mV) for falling edge ringback A violation of these ringback limits requires flight time correction as documented in the Intel® Pentium® II Processor Developer's Manual. Overdrive Region The overdrive region is the voltage range, at a receiver, from VREF to VREF + 200 mV for a low-to- high going signal and VREF to VREF - 200 mV for a high-to-low going signal. The overdrive regions encompass the VREF Guardband. So, when VREF is shifted by ∆VREF for timing measurements, Corrections for the overdrive edge rate and region does not shift by ∆VREF. ringback are documented in the Figure Intel® 3-11 depicts Pentium® II this relationship. Processor Developer's Manual. However, there is an exception to the documented correction method. The Intel®Pentium® II Processor Developer's Manual states that extrapolations should be made from the last crossing of the overdrive region back to VREF. Simulations performed on this topology 3-24 Intel®820 Chipset Design Guide