HP Visualize J5000 hp Visualize J5000, J7000 workstations service handbook (a4 - Page 62

Identifying LCD-Indicated Conditions, PDC_PROC halted CPU

Page 62 highlights

Troubleshooting Identifying LCD-Indicated Conditions Table 3-1. Chassis Codes for J5000 and J7000 Workstations Ostat TST FLT FLT FLT INI WRN WRN FLT WRN WRN WRN INI INI FLT TST FLT FLT TST TST TST FLT TST Code FRU 1nB2 SYS BD 1nBA 1nBB 1nBF 1nCA SYS BD SYS BD SYS BD SYS BD 1nCD 1nCE 1nCF 1mDs SYS BD SYS BD SYS BD SYS BD 1nEF SYS BD 1mFs 1nFC SYS BD SYS BD 1nFD 1nFF 2n20 SYS BD SYS BD SYS BD 2n25 SYS BD 2n26 SYS BD 2n30 SYS BD 2n40 SYS BD 2n50 SYS BD 2n51 SYS BD 2n70 SYS BD Message Description CPUn TLB trans CPU n is starting its TLB translation self-test. monarch CPU fail The monarch CPU failed. bad CPUn number The CPU identifier was out of range. CPUn halt boot Bootstrap failure--machine halted. CPUn sys bus arb Monarch CPU is initializing the system bus arbitration. CPUn deconfig CPU n deconfigured itself. CPUn extinguish PDC_PROC halted CPU n. slaven failed Slave CPU n failed self-test. slaves deconfig Monarch CPU m deconfigured slave CPU s. CPUn slftst warn CPU n detected a non-fatal error during its self-tests. monm stop slaves Monarch CPU m halted slave CPU s. CPUn sync'ing CPU n is synchronizing with the rest of the system. CPUn stat wd tst CPU n is testing the system status word. monarchn selftst Monarch CPU n failed self-test. CPUn icache RAM CPU n is starting its instruction cache RAM self-test. CPUn ic ld d err CPU n detected a data error during data cache load. CPUn ic ld t err CPU n detected a tag error during data cache load. CPUn icache tag CPU n is starting its instruction cache tag self-test. CPUn icache par CPU n is starting its instruction cache parity detection self-test. CPUn dc stor que CPU n is starting its data cache store queue self-test. CPUn dc st q err CPU n detected an error during its data cache store queue self-test. CPUn dcache RAM CPU n is starting its data cache RAM self-test. 58 Chapter 3

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212

58
Chapter 3
Troubleshooting
Identifying LCD-Indicated Conditions
TST
1
n
B2
SYS BD
CPU
n
TLB trans
CPU
n
is starting its TLB translation
self-test.
FLT
1
n
BA
SYS BD
monarch CPU
fail
The monarch CPU failed.
FLT
1
n
BB
SYS BD
bad CPU
n
number
The CPU identifier was out of range.
FLT
1
n
BF
SYS BD
CPU
n
halt boot
Bootstrap failure--machine halted.
INI
1
n
CA
SYS BD
CPUn sys bus arb
Monarch CPU is initializing the system
bus arbitration.
WRN
1
n
CD
SYS BD
CPU
n
deconfig
CPU
n
deconfigured itself.
WRN
1
n
CE
SYS BD
CPU
n
extinguish
PDC_PROC halted CPU
n
.
FLT
1
n
CF
SYS BD
slave
n
failed
Slave CPU
n
failed self-test.
WRN
1
m
D
s
SYS BD
slaves deconfig
Monarch CPU
m
deconfigured slave CPU
s
.
WRN
1
n
EF
SYS BD
CPU
n
slftst warn
CPU
n
detected a non-fatal error during
its self-tests.
WRN
1
m
F
s
SYS BD
mon
m
stop slave
s
Monarch CPU
m
halted slave CPU
s
.
INI
1
n
FC
SYS BD
CPUn sync’ing
CPU
n
is synchronizing with the rest of
the system.
INI
1
n
FD
SYS BD
CPU
n
stat wd tst
CPU
n
is testing the system status word.
FLT
1
n
FF
SYS BD
monarch
n
selftst
Monarch CPU
n
failed self-test.
TST
2
n
20
SYS BD
CPU
n
icache RAM
CPU
n
is starting its instruction cache
RAM self-test.
FLT
2
n
25
SYS BD
CPU
n
ic ld d err
CPU
n
detected a data error during data
cache load.
FLT
2
n
26
SYS BD
CPU
n
ic ld t err
CPU
n
detected a tag error during data
cache load.
TST
2
n
30
SYS BD
CPU
n
icache tag
CPU
n
is starting its instruction cache tag
self-test.
TST
2
n
40
SYS BD
CPU
n
icache par
CPU
n
is starting its instruction cache
parity detection self-test.
TST
2
n
50
SYS BD
CPU
n
dc stor que
CPU
n
is starting its data cache store
queue self-test.
FLT
2
n
51
SYS BD
CPU
n
dc st q err
CPU
n
detected an error during its data
cache store queue self-test.
TST
2
n
70
SYS BD
CPU
n
dcache RAM
CPU
n
is starting its data cache RAM
self-test.
Table 3-1. Chassis Codes for J5000 and J7000 Workstations
Ostat
Code
FRU
Message
Description